

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.


Defects in the images may include (but are not limited to):


- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

FIG. 1



**FIG. 2****FIG. 3**

MODE	FIRST COMMAND	SECOND COMMAND
READ	00H	NO NEED
RECOVERY READ	01H	NO NEED
ERASE	20H	B0H
PROGRAM	1FH	40H
ADDITIONAL PROGRAM	10H	40H
RETRY PROGRAM	1AH	NO NEED
PARTIAL ERASE	2FH	B0H
REWRITE	11H	40H

**FIG. 4**

	TITLE	DEFINITION
I/O7	Ready/Busy	"VOH"=Ready "VOL"=Busy
I/O6	Reserved	
I/O5	Erase Check	"VOH"=Fail "VOL"=Pass
I/O4	Program Check	"VOH"=Fail "VOL"=Pass
I/O3	Reserved	
I/O2	Reserved	
I/O1	Reserved	
I/O0	Reserved	

STATUS REGISTER

FIG. 5





FIG. 6

PROGRAM DATA	I/O		DLL	DLR
	4	0		
01	0	1	0	1
00	0	0	0	0
10	1	0	1	0
11	1	1	1	1

INPUT PROGRAM DATA

FIG. 7










**FIG. 8****FIG. 9**

FIG. 10.



*FIG. 11**FIG. 12*

**FIG. 13****FIG. 14**



**FIG. 15**

FIG. 16





**FIG. 17****FIG. 18**

FIG. 19




FIG. 20




FIG. 21

DATA LATCH PROCESS	CALCULATION CONTENT (SENSE LATCH DATA OF SELECTED MAT SIDE)
"01" PROGRAM DATA	$A + \bar{B}$
"00" PROGRAM DATA	$A + B$
"10" PROGRAM DATA	$\bar{A} + B$
"00" ERRATIC DETECTION DATA	$\bar{A} + B$
"10" ERRATIC DETECTION DATA	$A \cdot \bar{B}$
"11" DISTURB DETECTION DATA	$A \cdot B$

A : UPPER DIGIT DATA

B : LOWER DIGIT DATA

FIG. 22

A UPPER DIGIT	B LOWER DIGIT	$A + \bar{B}$	$A + B$	$\bar{A} + B$	$\bar{A} + \bar{B}$	$A \cdot \bar{B}$	$A \cdot B$
0	1	0	1	1	0	0	0
0	0	1	0	1	1	0	0
1	0	1	1	0	0	1	0
1	1	1	1	1	0	0	1

FIG. 23




FIG. 24





FIG. 25 (ML) NON-SELECTED




LATCH DATA TO BIT LINE  
SIDE OF DATA LATCH  
CIRCUIT ON SIDE OF  
NON-SELECTED MAT  
LATCH DATA TO OPPOSITE SIDE/  
BIT LINE OF DATA LATCH CIRCUIT  
ON SIDE OF SELECTED MAT IN  
MULTI-SENSE METHOD

- BIT LINE USED TO PROGRAM DATA IS "0"
  - BIT LINE USED NOT TO PROGRAM DATA IS "1" DUE TO APPLICATION OF BLOCK VOLTAGE

## '01' PROGRAM DATA LATCH PROCESS OPERATION (MULTI-SENSE METHOD)


FIG. 26



Step	Step 13	Step 14	Step 15	Step 16	Step 17	Step 18
DATA TRANSFER DLL → G-BLL PRECHARGE G-BLL		SL SENSE	CLEAR G-BLL/L PRECHARGE G-BLL/L	CALCULATE (G-BLL, SL(L))	CALCULATE (DLL, G-BLL) SL CLEAR	SL SENSE
CONTENT	DLL	G-BLL	DLL	G-BLL	DLL	G-BLL
01	0.5	0.0 0(1)	0 1 1 0 0(1)	0 1.0 1 0 0.5 0(1)	0 0.0 1 0 0.5 0(1)	0 0 0 1 0(1)
00	0	0.5	1.0 1(0)	0 0 1 1 1(0)	0 1.0 0 1 0.5 1(0)	0 0 0 1 0(0)
10	1	0.5	1.0 1(0)	1 0 0 1 1(0)	1 1.0 0 1 0.5 1(0)	0 1 1 0 0(0)
11	1	0.5	0.0 0(1)	1 1 1 0 0(1)	1 1.0 1 0 0.5 0(1)	1 0.0 1 0 0(1)

'00' PROGRAM DATA LATCH PROCESS OPERATION (MULTI-SENSE METHOD)


FIG. 27



PROGRAM DATA LATCH																		
Step	Step 26			Step 27			Step 28			Step 29			Step 30			Step 31		
	DATA TRANSFER DLR → G-BLR PRECHARGE G-BLL			SL SENSE			CLEAR G-BLR/L DATA TRANSFER DLR → G-BLR			CALCULATE (G-BLL, SL(L))			SL CLEAR PRECHARGE G-BLR			SL SENSE		
CONTENT	01	0	0.5	0.0	0.0(1)	0	1	1	0	0	0(1)	0	0	0	0	0	0	0(1)
	00	0	0.5	1.0	1.0(10)	0	0	0	1	1	1(10)	0	0	0	0	0	0	0(10)
	10	1	0.5	1.0	1.0(10)	1	0	0	1	1	1(10)	1	0	1	0	0	0	0(10)
	11	1	0.5	0.0	0.0(1)	1	1	0	0	0(1)	1	1	0	0	0	0	0	0(1)

'10' PROGRAM DATA LATCH PROCESS OPERATION (MULTI-SENSE METHOD)

FIG. 28




ERRATIC DATA LATCH																					
Step	Step 38			Step 39			Step 40			Step 41			Step 42			Step 43					
	DATA TRANSFER DLR → G-BLL			SL SENSE			CLEAR G-BLR/L DATA TRANSFER SL(L) → G-BLL			CALCULATE (DLL, G-BLL) SL CLEAR			PRECHARGE G-BLR			SL SENSE					
CONTENT	G-BLL	DLL	G-BLR	SL(R)	SL(L)	G-BLL	DLL	DLR	G-BLR	SL(L)	G-BLL	DLL	DLR	G-BLR	SL(R)	SL(L)	G-BLL	DLL	DLR		
01	0	0.5	0.0(01)	0	1	0	0	0(1)	0	1.0	0	0	0(1)	0	1.0	0	0	0(1)	0	1	0
00	0	0.5	1.0(10)	0	0	0	1	1(0)	0	0.0	0	0	0(10)	0	0.0	0	0	0(10)	0	0	1(0)
10	1	0.5	1.0(10)	1	0	0	1	1(0)	1	0.0	0	1	0(10)	1	1.0	0	0	0(10)	1	1	0
11	1	0.5	0.0(01)	1	1	0	0	0(1)	1	1.0	1	0	0(1)	1	1.0	0	0	0(1)	1	1	0

'00' ERRATIC DETECTION DATA LATCH PROCESS OPERATION  
(MULTI-SENSE METHOD)

PROCESSED RESULT  
ONLY BIT LINE FOR ERRATIC  
DETECTION IS "1" (SELECTIVELY PRECHARGE)


FIG. 29



ERRATIC DATA LATCH									
Step	Step 48	Step 49	Step 50	Step 51	Step 52	Step 53	DLL	DLR	G-BLL
DATA TRANSFER DLL → G-BLL	SL SENSE CLEAR G-BLL/L		DATA TRANSFER DLL → G-BLL	CALCULATE (SL(R), G-BLL)	SL CLEAR PRECHARGE G-BLL	SL SENSE			
PRECHARGE G-BLL									
DLL							DLL	DLL	DLL
SL(R)							SL(R)	SL(R)	SL(R)
SL(L)							SL(L)	SL(L)	SL(L)
G-BLL							G-BLL	G-BLL	G-BLL
CONTENT	01	0 0	0.5 0(1)	0 0 1 0 0(1) 0 0 0 0 0(1)	0 1 0.0 0(1) 0 0 0 0 0 0(1)	0.5 0 0 0 0 0 0 0 0 0(1)	0 0 0 0 0 0 0 0 0 0(1)	0 0 0 0 0 0 0 0 0 0(1)	0 0 0 0 0 0 0 0 0 0(1)
	00	0 0	0.5 1(0)	0 0 0 0 1 0 1(0) 0 0 1 1.0 1(0) 0 0 0 0 1 0.0 1(0)	0 1 0.0 1(0) 0 0 0 0 0 0 0.5 0 0 0 0 0 0 0 0 0(1)	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0(1)	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0(1)	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0(1)	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0(1)
	10	1 1.0	0.5 1(0)	1 0 1 0 0 0 1(0) 1 0 1 0 1.0 1(0) 1 0 1 0 1 0 1(0) 1 0 1 0 1 0 1(0)	0 1 0 1 0 1(0) 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1(0) 1 0 1 0 1 0 1(0)	0.5 0 0 1(0) 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1(0) 1 0 1 0 1 0 1(0)	0 0 0 0 1(0) 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1(0) 1 0 1 0 1 0 1(0)	0 0 0 0 1(0) 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1(0) 1 0 1 0 1 0 1(0)	0 0 0 0 1(0) 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1(0) 1 0 1 0 1 0 1(0)
	11	1 1.0	0.5 0(1)	1 0 1 0 0 0 1(1) 1 0 1 0 0 0 0(1) 1 0 1 0 0 0 0 1(1) 1 0 1 0 0 0 0 1(1)	0 1 0 0 0 0(1) 1 0 1 0 0 0 0 1(1) 1 0 1 0 0 0 0 1(1) 1 0 1 0 0 0 0 1(1) 1 0 1 0 0 0 0 1(1)	0.5 0 0 0 0 1(1) 1 0 1 0 0 0 0 1(1) 1 0 1 0 0 0 0 1(1) 1 0 1 0 0 0 0 1(1) 1 0 1 0 0 0 0 1(1)	0 0 0 0 0 0 1(1) 1 0 1 0 0 0 0 1(1) 1 0 1 0 0 0 0 1(1) 1 0 1 0 0 0 0 1(1) 1 0 1 0 0 0 0 1(1)	0 0 0 0 0 0 1(1) 1 0 1 0 0 0 0 1(1) 1 0 1 0 0 0 0 1(1) 1 0 1 0 0 0 0 1(1) 1 0 1 0 0 0 0 1(1)	0 0 0 0 0 0 1(1) 1 0 1 0 0 0 0 1(1) 1 0 1 0 0 0 0 1(1) 1 0 1 0 0 0 0 1(1) 1 0 1 0 0 0 0 1(1)

'10' ERRATIC DETECTION DATA LATCH PROCESS OPERATION (MULTI-SENSE METHOD)

FIG. 30



Step	DISTURB DATA LATCH				SL SENSE CLEAR G-BLR/L	PRECHARGE G-BLR/L	CALCULATE (SL(R), G-BLR) SL CLEAR	SL SENSE	Step 63
	Step 58	Step 59	Step 60	Step 61					
01	0.0	0.5(01)	0.0	0.1	0.0(1)	0.5(0)	1.0(01)	0.5(0)	1.0(01)
00	0.0	0.5(10)	0.0	0.1	0.1(0)	0.5(0)	1.0(10)	0.5(0)	1.0(10)
10	1.0	0.5(10)	1.0	0.1	0.0(10)	1.0(5)	1.0(10)	1.0(5)	1.0(10)
11	1.10	0.5(01)	1.0	0.1	0.0(1)	1.0(5)	1.0(01)	1.0(5)	1.0(01)

'11' DISTURB DETECTION DATA LATCH PROCESS OPERATION (MULTI-SENSE METHOD)

FIG. 31

## PROGRAM BIAS STARTING OPERATION




FIG. 32

## PROGRAM BIAS END OPERATION




FIG. 33

VWV3 VERIFY

PRECHARGE G-BL

$$\begin{aligned} VRD1 &= 1.0V + Vth \\ VRD2 &= 0.5V - Vth \end{aligned}$$




FIG. 34

VWV3 VERIFY

## DISCHARGE MEMORY




FIG. 35

VWW3 VERIFY

SL SENSE (DL PRECHARGE, TR ON)




FIG. 36

WWW3 VERIFY

SL SENSE





FIG. 37

VWV3 VERIFY


ALL JUDGMENT



JUDGE AS TO WHETHER CURRENT FLOWS  
THROUGH ALL JUDGMENT CIRCUIT.  
WHEN CURRENT FLOWS, NG, WHEREAS  
WHEN CURRENT DOES NOT FLOW, OK

*FIG. 38*

## MULTI-SENSE DATA LATCH METHOD




**FIG. 39**

FIG. 40




FIG. 41




FIG. 42






FIG. 43



PROGRAM DATA LATCH												
Step	Step 11			Step 12			Step 13					
	PRECHARGE ALL G-BLL/L		CALCULATE (DLL, G-BLL) DATA TRANSFER DLL → G-BLL		SL SENSE		G-BLL		SL(R)		SL(L)	
CONTENT	G-BLL	DLL	SL(R)	SL(L)	G-BLL	DLL	SL(R)	SL(L)	G-BLL	DLL	SL(R)	SL(L)
01	0	1.0	0.5	1	0	1.0	2.0	1	0	0	1	1
00	0	1.0	0.5	0	0	1.0	0.5	0	0	1	1	0
10	1	1.0	0.5	0	1	0.0	0.5	0	1	0	0	1
11	1	1.0	0.5	1	1	0.0	2.0	1	1	0	0	1

'00' PROGRAM DATA LATCH PROCESS OPERATION  
(MULTI-POWER SUPPLY METHOD)


FIG. 44



Step	PROGRAM DATA LATCH			SL SENSE
	Step 21	Step 22	Step 23	
PRECHARGE ALL				
G-BLR				
DATA TRANSFER				
DLL → G-BLL				
DATA TRANSFER				
DLL → G-BLL				
CONTENT	DLL	G-BLL	SL(R)	DLR
01	0	0.0	0.5	0
00	0	0.0	0.5	0
10	1	1.0	0.5	1.0
11	1	1.0	0.5	1.0
	DLL	G-BLL	SL(L)	G-BLR
01	0	0.0	0.5	0
00	0	0.0	0.5	0
10	1	1.0	0.5	1
11	1	1.0	0.5	1
	DLL	G-BLL	SL(R)	SL(L)
01	0	0.0	0.5	0
00	0	0.0	0.5	0
10	1	1.0	0.5	1
11	1	1.0	0.5	1

'10' PROGRAM DATA LATCH PROCESS OPERATION  
(MULTI-POWER SUPPLY METHOD)


FIG. 45



ERRATIC DATA LATCH									
Step	Step 31		Step 32		Step 33		SL SENSE		DLR
	PRECHARGE ALL G-BLR/L		CALCULATE (DLR, G-BLR) DATA TRANSFER DLL → G-BLL						
01	0	0.5	1.0	1	0	0.5	0.0	1	0
00	0	0.5	1.0	0	0	0.5	1.0	0	1
10	1	0.5	1.0	0	1	2.0	1.0	0	0
11	1	0.5	1.0	1	1	2.0	0.0	1	1

'00' ERRATIC DETECTION DATA LATCH PROCESS  
(MULTI-POWER SUPPLY METHOD)


FIG. 46



ERRATIC DATA LATCH										
Step	Step 41			Step 42			Step 43			Step 44
	PRECHARGE ALL G-BLL/R/L			CALCULATE (DLR, G-BLL) CALCULATE (DLL, G-BLD)			DATA TRANSFER DLL → G-BLL			SL SENSE
CONTENT	DLL	G-BLL	SL(R)	DLL	G-BLL	SL(L)	DLL	G-BLL	SL(R)	DLR
	DLL	G-BLL	SL(L)	DLL	G-BLL	SL(R)	DLL	G-BLL	SL(L)	G-BLL
01	0	2.0		1.0	1	0	2.0	0.0	1	0
00	0	2.0		1.0	0	0	2.0	1.0	0	1
10	1	2.0		1.0	0	1	0.0	1.0	0	0
11	1	2.0		1.0	1	0.0	0.0	1	0.5	1

'10' ERRATIC DETECTION DATA LATCH PROCESS OPERATION  
(MULTI-POWER SUPPLY METHOD)

FIG. 47



Step	ERRATIC DATA LATCH								
	Step 51		Step 52		Step 53		Step 54		
PRECHARGE ALL G-BLR/L		CALCULATE (DLL, G-BLL)		DATA TRANSFER DLL → G-BLL		SL SENSE			
CONTENT	DLL	G-BLL	SL(R)	SL(L)	G-BLL	DLL	G-BLL	DLR	G-BLL
01	0	2.0	1.0	0	2.0	1.0	1	0	2.0
00	0	2.0	0.0	0	2.0	0.0	0	0	2.0
10	1	2.0	0.0	1	0.0	0.0	1	0.5	0.5
11	1	2.0	1.0	1	0.0	1.0	1	1.0	0.5

'11' DISTURB DETECTION DATA LATCH PROCESS OPERATION  
(MULTI-POWER SUPPLY METHOD)

FIG. 48




FIG. 49





FIG. 50



"10" PROGRAM DATA LATCH PROCESS WAVEFORM  
(R-SIDE SELECTED IN MULTI-POWER SUPPLY METHOD)

FIG. 51




FIG. 52




FIG. 53




FIG. 54









































		SELECTED BLOCK		NON-SELECTED BLOCK	
		SELECTED WORD	NON-SELECTED WORD	SELECTED WORD	NON-SELECTED WORD
READ	SELECTED WORD	2.4/3.2/4.0V 1.0V  Vss	1.0V  Vss	Vss OPEN  Vss	Vss OPEN  Vss
	NON-SELECTED WORD	Vss OPEN  Vss	Vss OPEN  Vss	Vss OPEN  Vss	Vss OPEN  Vss
ERASE	SELECTED WORD	-16V 2.0V  2.0V	2.0V  2.0V	2.0V  2.0V	2.0V  2.0V
	NON-SELECTED WORD	2.0V  2.0V	2.0V  2.0V	2.0V  2.0V	2.0V  2.0V
PROGRAM	PROGRAM DATA	15.1/15.8/17.0V Vss OPEN  Vss	4.5V  Vss	OPEN OPEN  Vss	Vss OPEN  Vss
	NON-PROGRAM DATA	15.1/15.8/17.0V 6.5V  6.5V	4.5V  Vss	OPEN OPEN  Vss	Vss OPEN  Vss
VERIFY	SELECTED WORD	2.8/3.6/4.5V 1.0V  Vss	1.0V  Vss	Vss OPEN  Vss	Vss OPEN  Vss
	NON-SELECTED WORD	Vss OPEN  Vss	Vss OPEN  Vss	Vss OPEN  Vss	Vss OPEN  Vss
ERRATIC DETECT DISTURB DETECT	SELECTED WORD	2.1/3.1/3.9V 1.0V  Vss	1.0V  Vss	Vss OPEN  Vss	Vss OPEN  Vss
	NON-SELECTED WORD	Vss OPEN  Vss	Vss OPEN  Vss	Vss OPEN  Vss	Vss OPEN  Vss

FIG. 55




FIG. 56




FIG. 57




FIG. 58




FIG. 59

SYSTEM ARRANGEMENT EQUIPPED WITH FLASH MEMORY






FIG. 60



**FIG. 61**

IN THE CASE THAT DATA OF  
ALL SECTORS ARE REWRITTEN

FIG. 62





FIG. 63



*FIG. 64*

## PARTIAL ERASING FUNCTION




FIG. 65

- ※ SEQUENCE OPERATION WHEN RIGHT MAT IS SELECTED  
 '1': IN THE CASE THAT POTENTIALS AT RESPECTIVE NODES ARE HIGH  
 '0': IN THE CASE THAT POTENTIALS AT RESPECTIVE NODES ARE LOW





FIG. 66

- ※ SEQUENCE OPERATION WHEN RIGHT MAT IS SELECTED  
 '1': IN THE CASE THAT POTENTIALS AT RESPECTIVE NODES ARE HIGH  
 '0': IN THE CASE THAT POTENTIALS AT RESPECTIVE NODES ARE LOW



*FIG. 67*